|
For higher end Enterprise applications, CEVA is currently developing
a comprehensive SAS solution, encompassing both Protocol (SSP/SMP/STP)
and PHY. The hardware element of the Protocol is accompanied by
a complete software stack, which provides a structured API interface
to the upper application layer.
CEVA-SAS offers support for Narrow/Wide Ports, Scalable Context
Management, End-to-End Protection (SBC-2) and advanced metric harvesting
and debug features.
 |
|
| Hardware IP Package |
- SAS Protocol - Verilog RTL package
- SAS PHY - GDSII hard marco, various processes including
TSMC
|
| Software |
- SAS Channel software, for portions of SSP Transport and
Port Layer Overall Control (PL-OC).
- Protocol Abstraction Layer software, with API to upper
Application Layer
|
| System Platform |
Quad SAS Channel,
with embedded CEVA-TeakLite processor |
| Dev Environment |
- FPGA development board for SAS Protocol plus daughter
board containing SAS PHY silicon.
- SASTool test software for PC, running on Windows 2000
or later
|
| Info & Resources |
CEVA-SAS
Product Note (pdf 130kb) |
|
|
|
|
|
CEVA IP cores
address enterprise storage
Silicon intellectual-property provider CEVA Inc. sees serial
attached SCSI (SAS) as a rapidly emerging interface protocol
in the enterprise storage market-and the company this week
claims to have the first foundry-independent IP solution that
will allow designers to implement SAS on a system-on-chip.
read full article
|
|
